THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

S.A. AU CAPITAL DE 274 764 000 F - RC5 PARIS II 341 461 804 - SIEGE SOCIAL 173, BD HAUSSMANN 75008 PARIS AVENUE DE ROCHEPLAINE / BP 123 / 38521 SAINT-ÉGRÉVE CEDEX-FRANCE / TÉL. (33) 76.58.30 00 / TÉLÉCOPIE. (33) 76.58.34 06 / TELEX . 204780 F

References

TMS/7.289/88 FF

SaintiEgreve.ie 7 Decembre 1988

OBJET : Notice TH7931D

Messieurs.

Veuillez touver ci-joint avec notre expedition, la notice du produit TH7931D dans sa version provisoire.

Cette notice est en cours d'impression et sera disponible d'ici quelques semaines, nous ne manquerons pas de vous en envoyer un exemplaire dès sa parution.

Comptant sur votre compréhension et restant à votre entière disposition pour tous renseignements,

Veuillez agréer, Messieurs, l'expression de nos salutations distinguées.

MN. GAUJOUR



TH 7931 0

Drive Module*

for TH 7801A(Z), TH 7802A(Z), TH 7803A(Z), TH 7806, TH 7806(Z), TH 7831(Z) Linear CCD** Image Sensors

- Provides the entire "image analysis" function*
- Inputs:
 - two external dc voltages
 - two external drive clocks
- Five outputs:
 - 50 Ω matched video signal with or without filtering
 - line synchronization signal
 - pixel synchronization signal
 - envelope signal for first 4 dark ref. pixels
 - external sample and hold pulses
- Two adjustments possible (internally on board or by external signals)
 - integration time
 - video signal readout time
- 105 mm × 65 mm PCB with HE 720 connector & female adaptor (total dimension: 115 mm × 75 mm)

The TH 7931D drive module is designed to simplify the use of the TH 7801A . TH 7802A . TH 7803A . TH 7806, TH 7806(Z) TH 7831 linear CCD image sensors.

The board requires only two external dc voltages (+ 5 V and + 15 V) and provides all the necessary drive signals and dc biasing. In conjunction with the image sensor used, it delivers a low impedance video output signal, as well as "line" and "pixel" synchronization signals.

The integration time is adjustable to control the exposure and thus adapt to scene illumination. The signal readout time can also be adjusted as a function of the integration time and the operating mode chosen. Integration and readout times can be adjusted on the board or by external drive clocks.

* Does not include optics or power supply.

" Charge Coupled Device.

Updates and replaces TEV 3636.

This data sheet cannot be considered to be a contractual specification. The information given herein may be modified without notice due to product improvement or further development. Consult Thomson-CSF (Electron Tube Division) before making use of this information for equipment design.



DESCRIPTION

The TH 7931D comes as a 105 mm \times 65 mm fitted printed circuit board. The schematic diagram is given in Figures 6 and 7.

The integration time is defined by the rising edges from monostable **2** 6 (74HC123) or an external TTL signal.

The video output signal is filtered by a low-pass filter (cut-off frequency $F_{co} = 1$ MHz), which eliminates switching noises introduced by the sensor's on- chip sampling circuit.

POWER SUPPLIES

Only two externet power supplies are required:

• + 5 V /30 m A connected to pin no. 1,

• + 15 V /430 mft connected to pin no. 5

Pin no. 6: is connected to the logic ground. Pin no. 7: is connected to the analog ground.

INPUT SIGNALS

They comprise two external clocks:

Pin no. 11: integration time command clock.
Pin no. 10: readout time command clock.

OUTPUT SIGNALS

The output signals are provided on:

- Pin no. 3: composite video signal, measured on impedance load $Z_L = 50 \ \Omega$, with max. ac level of 3 V peak-to-peak, superimposed on a dark reference dc level of 3 V (see figure 3); output impedance = $50 \ \Omega$.
- Pin no. 2: line sync. signal
 Pin no. 8: pixel sync. signal

 TTL logic (see figure 2)
- Pin no. 4: envelope signal of first 4 dark reference pixels in the line.
- Pin no. 9: external sample-and-hold signal (see figure 2).




Figure 1 - Timing diagram of linear CCD drive signals





Figure 2 - Timing diagram of logic circuit command signals








Figure 3 - Video output signal

ADJUSTMENTS

Integration Time

The integration time (t_i) is adjustable from 3.5 ms to 25 ms by potentiometer Road of

This adjustment range can be altered by replacing capacitor A with another capacitor CX, the new integration times being given by the formula:

where: t_i is in ms R14RCZ in $k\Omega$; $R14 = 15 k\Omega$ Cy is in uF.

Readout Time (ϕ_{τ})

For nominal C&A = 470 pFThe readout frequency (f_L) is adjustable between 500 kHz and 1.9 MHz by RC4 o K

The readout time (t_L) in ms is the number of CCD shift register stages divided by the readout frequency in kHz.

TH4811 -	TH 7801A TH 7803A TH 7831	TH 7802A	TH 7806 TH 7806(Z)
	(1754 stages)	(1050 stages)	(282 stages)
t _L min. t _L max.	0.92 ms 3.5 ms	0.55 ms 2.1 ms	0.15 ms 0.56 ms between FTL

The above readout times (min. and max.) may be modified by replacing capacitor ∠ by a capacitor C the new readout times being given by the formula:

TH 7801A TH 7803A TH 7831
$$t_{L} \min = \frac{1754 \times C_{y}}{235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{1754 \times C_{y}}{235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{1050 \times C_{y}}{235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{1050 \times C_{y}}{235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{282 \times C_{y}}{105235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{282 \times C_{y}}{105235} \cdot 10^{-3}$$

$$t_{L} \min = \frac{282 \times C_{y}}{245} \cdot 10^{-3}$$

Remark: If the original values forcad and calhave been changed, ensure that the readout time always remains shorter than the integration time.

Thus, at maximum readout frequency f_L = 1.9 MHz, the minimum integration time is 0.92 ms for the TH 7801A , TH 7803A , TH 7831 ; 0.55 ms for the TH 7802A and 0.15 ms for the TH 7806, TH 7806(Z). TH7811



Mean dc Output Level

The mean dc output level of the CCD varies according to the sensor (7 to 11 V-typ.). The dc level on the inverting input of amplifier Z 1 may be adjusted using RG1so as to obtain an amplifier output voltage of $6 \, V$, i.e. $3 \, V$ on the video output with a load $Z_L = 50 \, \Omega$.

Configurations

Several operating configurations are possible (see tables 3 & 4 and figure 5).

NB: The TH 7931 b is delivered with the following jumper configuration:

- ETB (E.S.A) ESB - ESA and ESE ESB and E.G.		integration time controlled by the board.
- ETB. and E.6.	B	clock generated by the board.
		internal associate
		and the same and additional and an investor
-E88 E 1 B		filtered and 50 Ω matched video output.

TYPICAL BIAS VALUES

The TH 7931D delivers all the necessary dc levels: $V_{DD} = V_{H} = \cancel{A} \cancel{L} V$; $V_{T} = V_{GS} = V_{TP1} = \cancel{G}$, $\cancel{L} V_{ST} = \cancel{G}$. $\cancel{L} V_{ST} = \cancel{G}$. These voltages ensure optimum operation irrespective of the sensor used and no adjustment of these values is necessary (especially for V_{TP} and V_{ST} whose values are not critical; $V_{ST} = +5$ to +7V, $V_{TP} = +5$ to +15V tolerated).

Bias values are indicated in the analog diagram, (figure 7)





Figure 4 - Fitted printed circuit board



Note: Jumpers set for all internal operating mode (exept for TH7831)

RC1	VA706 Biasing	RC3	Integration frequency
RC2	Antiblooming adjust	RC4	Pixel frequency

Figure 5 - Jumpers and variable resistors locations




Figure 6 - Logic circuit diagramm




Figure 7 - Analog circuit diagramm

TABLE 1 - Linear CCD and drive module signal levels

•				Line	Linear CCD model				Drive module
NC: Pin Not Connected NU: Pin Not Used		TH 7801A	TH 7802A	TH 7803A	TH 7806 TH 7806(Z)	(2	TH 7811	TH 7831	TH 7931D
Number of photodiodes		1728	1024	1728	256		1728	1728	
Photodiodes size		13µm x13µm 13µm pitch	13µm x 13µm 13µm pitch	10µm x 13µm 10µm pitch	13µm x 13µm 13µm pitch	H H	13µm x 13µm	13µm x 39µm	
Dark Reference position			8 inactive stages after	les after &P and	4 dark reference stages		at pixel frequency]=	
Max. Pixel Frequeny { MHz	-{z}	2	2	(2)	2		2	2	0.5 to 1.9
me on board	{ sm }			According to TH7931 D drive module setting	931 D drive modt	le setting			3.5 to 25
V _{DD} (pin 22) { vol	volts }	14 ± 0.5	14 ± 0.5	13 ± 1.5	13 ± 1.5 (p	(pin 3)	14 ± 0.5	14 ± 1.5	4
Vs 5 (pin 5-12-24) { volts	lts }	0	0	0	0 (pin 10)	0	0	0 (pin 5= NU)	0
V _T (pin 10) Readout register bias { vol	{ volts } **	6.4 ± 0.4	6.4 ± 0.4	6.7 ± 0.7	6.7 ± 0.7 (p	(pin 8)	6.4 ± 0.4	6.4 ± 0.4	6.4
VST (pin 11) Photosensitive zone bias { volts }	lts }	Min Typ Max 5.5 V _T 7	Min Typ Max 5.5 V _T 7	Min Typ Max V _T - 7.4	no external connection		Min Typ Max 5.5 V _T 7	Min Typ Max 5.5 V _T 7	6.4
V _{GS} [may be connected to V _T] (pin 16) Output Gate { volts }	(pin hs)	٨	٧٦	V.	no external connection	nection	V	Vr	6.4
VH (pin 4) Internal Logic supply { volts }	S	VDD	Von	Voo	no external connection	nection	Voo	Voo	14
TP1 [may be connected to V _{ST}] (pin9) Test point 1 { volts }	(pin9)	Voo	No D	Vop	no external connection	nection	Voo	VDD	14
TP2 and TP3 (pins 8 and 7) Test points 2 and 3 { volts }	S .	VSS	Vss	Vss	no external connection	nection	Vss	Vss	0
ΦΤ (ampl.) (pin 14) Transfert clocks { volts } ΦΡ (ampl.) (pin 13)	High	12.5 ± 0.5	12.5 ± 0.5	13 ± 1.5	13±1.5 Ф	ΦT (pin 7)	12.5 ± 0.5	12.5 ± 0.5	12.5
Transfert clocks { volts } OR [ampl.] (pin 1) { volts }	Low	0.3 ± 0.3	0.3 ± 0.3	0.3 ± 0.3		ΦP (pin 6) ΦR (pin 2)	0.3 ± 0.3	0.3 ± 0.3	0.5
ΦR Inhibit (pin 17) Input pin with Pull Uo	₹ 8	NC or V _{DD}	NC or VDD	NC or V _{DD}	NC or V _{DD}	(pin 5)	NC or V _{DD}	NU (No Internal Reset Clock)	Voo
Inhibit Ф. ch (pin 23)	₹	NC or Vss	NC or Vss	NC or Vss	/ss		NC or VSS	NC or VSS	VSS
Input pin with Pull Down	ő	Voo	VoD	VDD	N QQN	(pin 1)	Vop	VoD	Voo
ADD [pixel addition] (pin 6)	5	NC or VSS	NC or Vss	NC or VSS	NC or VSS		NC or Vss	24	VSS
Input pin with Pull Down	ő	VDD	Vpp	Voo	VDD	(to lind)	VDD	NC	Voo
Pins 2-3-15-18-19-20		NO	NO	NO	No Pins		NU (pin 15- VA)	NO	NN



Table 2 - Pin-out of TH 7931D connector

Pin no.	Designation	
1	+ 5 V	
2	Line sync. output	
2	50 Ω matched video output	
4	Clamp pulse output	
5	+ 15 V	
6	Logic ground (+5 gnot)	
7	Analog ground (15qual)	
8	Pixel sync. output	
9	Sampling clock output	
10	Readout time command input (or ext. clock)	
8 9 10 11	Integration time command input (or ext. integration frequency)	

Table 3 - TH 7931D operating modes

	Configur	Jumper	
Function modified	Jumper in position A	Jumper in position B	Jampoi
Integration frequency	External	ternal Internal OK	
Clock	External	Internal	and
Φ reset	External	Internal	E3 and
TH 7801A TH 7802A TH 7803A TH 7806 TH 7806(Z) TH 7831	without sampling	Normal mode internally sampled video output	52
Pixel pairing	No	Yes	₩ E5
50 Ω matched video signal	Unfiltered	Filtered	Ø.E.

Table 4 - Jumper selections for different operating modes

Operating mode	E8	E E E E E E E E E E E E E E E E E E E	E3	E2	E5	ES
All internal	A or B	A or B	A	В	А	A or B
Internal sampling and external $\Phi_{\rm R}$ [CCD TH 7831]	A or B	A or B	В	В	A	A or B
Unsampled video output internal Φ _R	A or B	A or B	A	Α	A	A or B
Unsampled video output external Φ _R	A or B	A or B	В	Α	A	A or B
Pixel pairing	A or B	A or B	A	В	В	A or B